View LS7535FT_1267274.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

UL
(R)
LSI/CSI
LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747
LSI
LS7534, LS7535 LS7535FT
(631) 271-0400 FAX (631) 271-0405
A3800
DIMMER LIGHT SWITCH WITH UP AND DOWN CONTROLS
PIN ASSIGNMENT - TOP VIEW
June 2003
FEATURES:
* Phase-lock loop synchronization allows use as a Wall Switch * Brightness control of incandescent lamps with touch plates (LS7534) or pushbutton switches (LS7535) * Dual Controls eliminate confusion * Soft turn-on /turn-off * Controls the "Duty Cycle" from 23% to 88% (conduction angles for AC half-cycles between 41 and 159, respectively) * Operates at 50Hz/60Hz line frequency * Input for slow dimming * +12V to +18V DC supply voltage (VSS - VDD) * LS7534, LS7535, LS7535FT (DIP); - See Figure 1 LS7534-S, LS7535-S, LS7535FT-S (SOIC) APPLICATION: LS7535 is ideal for use in electronic dimmers for "smart-house" type applications because it is designed to be easily controlled by remote switches.
V SS (+V)
1
8
TRIG
DOZE
2
7
V DD(-V )
LS7534
CAP
3
6
DOWN
SYNC
4
5
UP
FIGURE 1
DESCRIPTION:
LS7534 and LS7535 are MOS integrated circuits that are designed for brightness control of incandescent lamps. The outputs of these ICs control the brightness of a lamp by controlling the firing angle of a triac connected in series with the lamp. All internal timings are synchronized with the line frequency by means of a built-in phase-lock loop circuit. The output occurs once every half-cycle of the line frequency. Within the half-cycle, the output can be positioned anywhere between 159 conduction angle for maximum brightness and 41 conduction angle for minimum brightness in relation to the AC line frequency. The positioning of the output is controlled by applying the proper logic levels at the UP and DOWN inputs. These functions may be implemented with very few interface components which is described in the application examples (See Fig. 5A and 5B). For touch plates, LS7534 is used (Fig. 5A). For pushbutton switches, LS7535 is used (Fig. 5B). In the following Operating Description of the application examples, an Activation is Touch for LS7534 and Switch Closure for LS7535.
Short Activation (34ms to 325ms) UP - When the lamp is off, if a short activation is applied to the UP input, the lamp brightness is ramped up to full-on or to a previous brightness stored in the memory. The rampup time from off to full-on is 2.8 sec. The ramp-up time from off to any other brightness is proportionally shorter. When the lamp is on at any brightness, a short activation applied to the UP input has no effect. DOWN - If a short activation is applied to the DOWN input, the lamp brightness is ramped down to off. The ramp-down time from full-on to off is 5.6 seconds. The ramp-down time from any other brightness is proportionally shorter. When the lamp is off, a short activation applied to the DOWN input has no effect. Long Activation (Greater than 334ms) UP - If a long activation is applied to the UP input, the lamp brightness ramps up from the pre-activation brightness as long as the activation is maintained or until the full brightness is reached. At full brightness any continued long activation has no further effect. DOWN - If a long activation is applied to the DOWN input, the lamp brightness is ramped down as long as the long activation is maintained or until the minimum brightness is reached. At minimum brightness, any continued long activation has no further effect. When the lamp is off, a long activation applied to the DOWN input has no effect. LS7535FT NOTE LS7535FT ramp-up and ramp-down times are instantaneous. Otherwise, it functions the same as LS7535.
7535-060303-1
TABLE 1 UP/DOWN SIGNAL DURATION SHORT 34ms to 325 ms PRE-ACTIVATION BRIGHTNESS Off UP Max. Intermediate POST-ACTIVATION BRIGHTNESS Memory ** (See Note 1) No Change No Change
INPUT
LONG More than 334ms POST-ACTIVATION BRIGHTNESS Increases from Min. No change Increases from pretouch brightness No change Decreases from Max. Decreases from pretouch brightness
PRE-ACTIVATION BRIGHTNESS Off Max. Intermediate
Off DOWN Max. Intermediate
No Change Off * Off *
Off Max. Intermediate
* 5.6 second ramp-down from max. to off. Ramp-down time from any other brightness is proportionally shorter. ** 2.8 second ramp-up from off to max. NOTE 1: "Memory" refers to the brightness stored in the memory. The brightness is stored in memory when the lamp is turned off by a short activation. First time after power-up, a short activation produces max. brightness.
INPUT/OUTPUT DESCRIPTION: VSS (Pin 1) Supply voltage positive terminal. UP (Pin 5) This input controls the turn-on and the conduction angle, o , of the TRIG output. A description of this is provided in the DOZE (Pin 2) DESCRIPTION and TABLE 1. For LS7534, a logic low level A clock applied to this input causes the brightness to de- is the active level whereas for LS7535 a logic high level is crease in equal increments with each negative transition the active level. LS7535 has an internal pull-down resistor of the clock. Eventually, when the lamp becomes off, this of about 500k Ohms on this input. input has no further effect. The lamp can be turned on again by activating the UP input. For the transition from DOWN (Pin 6) maximum brightness to off, a total of 83 clock pulses are This input controls the turn-off and the conduction angle, o, needed at the DOZE input. of the TRIG output. A description of this is provided in the When either the UP or the DOWN input is active, the DESCRIPTION and TABLE 1. For LS7534, a logic low level DOZE input is disabled. is the active level, whereas for LS7535 a logic high level is the active level. LS7535 has an internal pull-down resistor CAP (Pin 3) of about 500k Ohms on this input. The CAP input is for external component connection for the PLL filter capacitor. A capacitor of 0.047F 20% VDD (Pin 7) should be used at this input. Supply voltage negative terminal. SYNC (Pin 4) The AC line frequency (50Hz/60Hz), when applied to this input, synchronizes all internal timings through a phase lock loop. The signal for this input may be obtained from the line voltage by employing the circuit arrangement shown in the application examples. TRIG (Pin 8) The TRIG output provides a low level pulse occurring every half-cycle of the SYNC signal. The conduction angle, o, of the TRIG output can be varied within the range of 41o to 159o by means of either the UP or the DOWN input.
7535-012703-2
ABSOLUTE MAXIMUM RATINGS: PARAMETER DC supply voltage Any input voltage Operating temperature Storage temperature DC ELECTRICAL CHARACTERISTICS: (TA = 25C, all voltages referenced to VDD) PARAMETER Supply voltage Supply current SYMBOL VSS ISS MIN +12 TYP 1.2 MAX +18 1.7 UNIT V mA CONDITIONS VSS = +15V, Output off SYMBOL VSS - VDD VIN TA TSTG VALUE +20 VSS - 20 to VSS + 0.5 0 to +80 -65 to +150 UNIT V V C C
Input Voltages: DOZE LO DOZE HI SYNC LO SYNC HI UP, DOWN LO UP, DOWN HI Input Current: SYNC, UP, DOWN HI
VIZL VIZH VIRL VIRH VIOL VIOH
0 VSS - 2 0 VSS - 5.5 0 VSS - 2
-
VSS - 6 VSS VSS - 9.5 VSS VSS - 8 VSS
V V V V V V
-
IIH
-
-
110
uA
SYNC, UP, DOWN LO DOZE HI DOZE LO TRIG HI TRIG LO TRIG Sink Current
IIL IIH IIL VOH VOL IOS
50
VSS VSS - 8 -
100 100 100 -
nA nA nA V V mA
With Series 1.5M Resistor to 115 VAC Line VSS = +15V VSS = +15V, VOL = VSS - 4V
TRANSIENT CHARACTERISTICS (See Fig. 2 and 3) (All timings are based on fs = 60Hz, unless otherwise specified.) PARAMETER SYNC frequency UP, DOWN duration (SHORT) UP, DOWN duration (LONG) o ramp time, off to max (UP,SHORT) o ramp time, min to max (UP,LONG) o ramp time, max to min (DOWN,SHORT) o ramp time, max to min (DOWN,LONG) TRIG pulse width TRIG conduction angle (See Note) DOZE frequency SYMBOL fs Ts1 Ts2 TUS TUL TDS TDL TW o fD MIN 40 34 334 41 0 TYP 2.8 3.6 5.6 3.6 33 MAX 70 325 infinite 159 500 UNIT Hz ms ms sec sec sec sec s degrees Hz
NOTE: The phase delay caused by the typical RC network used between SYNC input and the AC line (See Fig. 5A and Fig. 5B) reduces the effective o values by 8.
7535-012703-3
SYNC
o
OUT
TW
TW
FIGURE 2. OUTPUT CONDUCTION ANGLE, o
TS1
TS2
TS2 TS2 TS1
TS1
UP
TS1
DOWN 200 o 150 (Degrees) 100 50 0 0
TUS TDS
334ms TUL 334ms TDL 334ms
B A 4
C D 8 12 16 0
GH FJ K E 4 8 12 0
M L 4 8 12
SECONDS
M 16 20 24
FIGURE 3. OUTPUT CONDUCTION ANGLE, o, vs UP/DOWN INPUTS
Note 1. UP/DOWN input polarity shown is for LS7534. For LS7535, the polarity is reversed. Note 2. Points A, D, E and K correspond to minimum brightness, where o = 41. Points B, C, G and H correspond to maximum brightness, where o = 159. Points denoted by M correspond to an arbitrary intermediate brightness. Note 3. Points F, J and L correspond to o = 64. The ramp-up or ramp-down rate of o changes at these points (upon long activation only) indicated by the discontinuity of the slopes. The interval E to F or J to K, in terms of time and angle, are 934ms and 23, respectively.
7535-012703-4
SYNC CAP DOZE
4 3 2
BUF
PHASE LOCK LOOP
BRIGHTNESS MEMORY
BUF
DIGITAL COMPARATOR O POINTER
OUTPUT DRIVER
8
TRIG
DOWN
6
BUF
CONTROL LOGIC
UP
5 1 7
BUF
VSS VDD
(+V) (-V)
FIGURE 4 LS7534/LS7535 BLOCK DIAGRAM
APPLICATION EXAMPLES: Typical dimmer light switch circuit schematics are shown in Fig. 5A (LS7534) and Fig. 5B (LS7535). The brightness of the lamp is set by touching the UP and DOWN touch plates in Fig. 5A and closure of the UP and DOWN switches in Fig. 5B. The functions of different components are as follows: * * * * * * Z, D1, R1, C2 and C5 produce the 15V DC supply for the chip. R2 and C4 filter and current limit the AC signal for the SYNC input. C3 is the filter capacitor for the internal PLL. C1 and L are RFI filters. In Fig. 5A, R3 and R4 set the touch sensitivity of the UP and DOWN inputs. In Fig. 5B, R3 limits the current between Vss and the UP and DOWN inputs upon closure of a switch. * The resistor and diode connected between the chip output and the triac gate provides current limiting and isolation for the chip. The resistor is R5 in Fig. 5A and R4 in Fig. 5B. * In Fig. 5B, PCB layout may cause triac switching transients to be coupled to the Up or Down input which can have the effect of having a Long switch closure "lock-up" at a certain phase angle output. In this case, capacitors C6 and C7 must be added as shown.
The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.
7535-012703-5
FIGURE 5A. TYPICAL LS7534 DIMMER LIGHT SWITCH
P
G MT1
R5 + T Z D1 R3 C5 D2
R4
R4 DOWN
MT2
-
DOWN TOUCH PLATE
115VAC OR 220VAC
L C1 C2 8
TRIG
R4 7 6 5 V DD DOWN UP LS7534 R1 R2 A SEE NOTE 1 V SS DOZE CAP SYNC 1 2 3 4 C3 C4 R3
R4
UP TOUCH PLATE
V DD UP DOZE CIRCUIT FIG. 6A
LOAD N
B
SEE NOTE 2
DZ V SS
NOTES: 1) When DOZE circuit is used, break Pin 1 to Pin 2 connection. 2) Use Connection A when Neutral is not available. Use Connection B when Neutral is available.
115VAC
C1 = 0.15F, 200V R4 = 2.7M, 1/4W C2 = See C2 Value Table R5 = See R5 Value Table C3 = 0.047F, 25V D1, D2 = IN4148 C4 = 470pF, 25V Z = 15V, 1W (Zener) C5 = 47F, 25V T = Q4004L4 Triac (Typical) (1) R1 = 270, 1W L = 100H (RFI Filter) R2 = 1.5M, 1/4W R3 = 1M to 5M, 1/4W (Select for sensitivity) (1) For Connection A. Use 1/4 W for Connection B. C2 VALUE TABLE C2 = 0.33F, 200V, Connection A R5 VALUE TABLE R5 = 100, 1/4W, 25mA Triac Gate
220VAC
C1 = 0.15F, 400V R4 = 4.7M, 1/4W C2 = See C2 Value Table R5 = See R5 Value Table C3 = 0.047F, 25V D1, D2 = IN4148 C4 = 470pF, 25V Z = 15V, 1W (Zener) C5 = 47F, 25V T = Q5004L4 Triac (Typical) L = 200H (RFI Filter) (2) R1 = 1k, 2W R2 = 1.5M, 1/4W R3 = 1M to 5M, 1/4W (Select for sensitivity) (2) For Connection A. Use 1/4W for Connection B. C2 VALUE TABLE C2 = 0.22F, 400V, Connection A C2 = 0.10F, 400V, Connection B
7535-012703-6
R5 VALUE TABLE R5 = 100, 1/4W, 25mA Triac Gate R5 = 50, 1/4W, 50mA Triac Gate
FIGURE 5B. TYPICAL LS7535 DIMMER LIGHT SWITCH
P
G MT1
R4 C6
SEE NOTE 3
R3
DOWN + T Z D1 C7. C5 D2
DOWN UP
MT2
-
115VAC OR 220VAC
C1
L 8 C2
TRIG
7
6
5
UP
V DD DOWN LS7535
V DD UP DOZE CIRCUIT FIG. 6B
R1 R2 A SEE NOTE 1 B LOAD N SEE NOTE 2 1
V SS DOZE CAP SYNC 2 3 4 C3 C4
DZ V SS
NOTES: 1) When DOZE circuit is used, break Pin 1 to Pin 2 connection. 2) Use Connection A when Neutral is not available. Use Connection B when Neutral is available . 3) C6 and C7 may be required in some PCB layouts to eliminate coupling from triac circuitry.
115VAC
C1 = 0.15F, 200V C2 = See C2 Value Table C3 = 0.047F, 25V C4 = 470pF, 25V C5 = 47F, 25V C6, C7 = 0.001F, 25V (1) R1 = 270, 1W R2 = 1.5M, 1/4W R3 = 27k, 1/4W R4 = See R4 Value Table D1, D2 = IN4148 Z = 15V, 1W (Zener) T = Q4004L4 Triac (Typical) L = 100H (RFI Filter)
(1) For Connection A. Use 1/4W for Connection B. C2 VALUE TABLE C2 = 0.33F, 200V, Connection A C2 = 0.22F, 200V, Connection B R4 VALUE TABLE R4 = 100, 1/4W, 25mA Triac Gate R4 = 50, 1/4W, 50mA Triac Gate
220VAC
C1 = 0.15F, 400V C2 = See C2 Value Table C3 = 0.047F, 25V C4 = 470pF, 25V C5 = 47F, 25V C6, C7 = 0.001F, 25V (2) R1 = 1k, 2W R2 = 1.5M, 1/4W R3 = 27k, 1/4W R4 = See R4 Value Table D1, D2 = IN4148 Z = 15V, 1W (Zener) T = Q5004L4 Triac (Typical) L = 200H (RFI Filter)
(2) For Connection A. Use 1/4 W for Connection B. C2 VALUE TABLE C2 = 0.22F, 400V, Connection A C2 = 0.10F, 400V, Connection B R4 VALUE TABLE R4 = 100, 1/4W, 25mA Triac Gate R4 = 50, 1/4W, 50mA Triac Gate
7535-012703-7
V SS
3.3M
3.3M
V SS
330K
Sense UP DN
3.3M
4093 4093
+
3.3M IN914 4093 4093 IN914
UP DN
4093
DZ
330K
4093
MP58098
4093
-
10F
Sense
4093
+ - 10F
DOZE SWITCH DZ V DD
NOTE: All Resistors 1/4W, all Capacitors 25V
3.3M
DOZE SWITCH
VDD
NOTE: All Resistors 1/4 W, all Capacitors 25V.
FIGURE 6A.
DOZE CIRCUIT FOR LS7534
FIGURE 6B.
DOZE CIRCUIT FOR LS7535
DOZE CIRCUIT: (Figures 6A and 6B) The Doze circuits shown generate a slow clock (0.04Hz) at the DZ terminal. If the UP/DOWN inputs (Figures 5A and 5B) are not activated, the Sense node of the Doze circuit sits at a logic high level. A momentary pressing of the Doze switch sets the SR flip-flop, enabling the oscillator. Every negative transition of the clock (DZ terminal) causes the lamp brightness to be reduced by equal increments, until eventurally the lamp is shut- off.
When the lamp is off, the oscillator has no further effect on the dimmer circuit. When the lamp is turned on again by activating the UP input, the SR flip-flop is reset and the DZ clock is turned off. When the Doze circuit is used, the connection between DOZE input (Pin 2) and Vss (Pin 1), as shown in Figures 5A and 5B, should be removed.
FIGURE 7. OPERATING DESCRIPTION OF A FULL-FEATURE LS7535 WALL SWITCH
ON
See Application Note AN 705 for the Schematic
DIM UP OFF DIM DOWN AUTO DIM
DUAL CONTROL CONTINUOUS DIMMER WITH UNIQUE DELAYED OFF FEATURE
INITIAL CONDITION Off Off On On On On Auto-Dimming Auto-Dimming Auto-Dimming Auto-Dimming Auto-Dimming Auto-Dimming
ACTION SHORT PRESS On LONG PRESS On LONG PRESS On LONG PRESS Off SHORT PRESS Off PRESS Auto-Dim SHORT PRESS On LONG PRESS On SHORT PRESS Off LONG PRESS Off PRESS Auto-Dim None
RESULT "Softly" turns On to memory intensity (1) Varies from min. intensity towards max. intensity (2) Varies towards max. intensity (2) Varies towards min. intensity (3) "Softly" turns Off Begins auto-dimming to off (4) "Softly" returns to memory intensity (5) Varies towards max. intensity (2) "Softly " turns off Varies towards min. intensity (3) No change Auto-dims to Off
(1) Last intensity achieved before turn off is stored as memory intensity. (2) On (Dim Up) varies intensity towards maximum and stops there. (3) Off (Dim Down) varies intensity towards minimum and stops there. (4) Auto-dimming period controlled by RC components and intensity level when Auto-Dim is activated. (5) Last intensity achieved before Auto-Dim started is stored as memory intensity.
7535-012703-8

▲Up To Search▲

Price & Availability of LS7535FT

	To Download LS7535FT Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .